Skip to main content

300x250 Ads

Programmable Logic Array


 Programmable Logic Array (PLA)
A combinational circuit may occasionally have don’t care conditions. When implemented with a ROM, a don’t care condition become an address input that will never occur. The words at don’t care addresses need not to be programmed.


Why PLA??
 
Consider for example, a combinational circuit that converts a 12-bit card code to a 6-bit internal alphanumeric code
 



 
Valid output = 47

If we use ROM size of ROM = 4096X6

The remaining 4096 words of ROM are not used and are thus wasted




 
The number of Programmed links = 2n×k + k × m + m

Whereas that of a ROM is 2n × m

For previous combinational circuit,  n=12  , k=47 , m=6

So, links for ROM = 4096 X 6 = 24576
       links for PLA = 1128+282+6 = 1416



 
F1= AB’+AC    F2= AC+BC

 

 

Download the ppt file

Comments

Popular posts from this blog

Propagation-Radio-Waves

Radio Wave Propagation types

Armature Winding ,Pole Pitch, Coil Span, Commutator Pitch

Now we are going to discuss about armature winding in details. Before going through this section, we should understand some basic terms related to armature winding of dc generator . Pole Pitch Definition of Pole Pitch The pole pitch is defined as peripheral distance between center of two adjacent poles in dc machine. This distance is measured in term of armature slots or armature conductor come between two adjacent pole centers. This is naturally equal to the total number of armature slots divided by number of poles in the machine. If there are 96 slots on the armature periphery and 4 numbers of poles in the machine, the numbers of armature slots come between two adjacent poles centers would be 96/4 = 24. Hence, the pole pitch of that dc machine would be 24. As it is seen that, pole pitch is equal to total numbers of armature slots divided by total numbers of poles, this can alternatively referred as armature slots per pole . Coil Span or Coil Pitch Coil of ...

8255 Programmable Peripheral

8255 Programmable Peripheral Interface (PPI) Intel 8255A is a general purpose parallel I/O interface. The peripheral devices are slower than the microprocessor. PPI makes an inter-relation between microprocessor and peripheral devices. It provides three I/O port (Port A, Port B and Port C) and can be programmed as a) Simple Parallel I/O (No handshaking) b) Simple Strobe I/O (Use STB handshake) c) Single Handshake I/O (Use STB-ACK handshake) d) Double handshake I/O (Uses STB-ACK and STB-ACK) Handshaking and Handshaking Signal The making of inter relation between slower peripheral device and microprocessor is called handshaking. Before making the inter-relation between peripheral device and microprocessor the PPI send some signals to microprocessor and peripheral device to perform the process, these signals are called handshaking signal. 8255-based devices that perform handshaking support four handshaking signals: • Strobe Input (STB) • Input Buffer Full (IBF) • ...

Add